

## An ADC-based Asynchronous Eye Monitor for 56Gb/s PAM-4 Links

Sungwon Roh, and Jintae Kim Konkuk University, Korea Mixed Signal Electronics Lab (MSEL) sw.roh@msel.konkuk.ac.kr

The chip fabrication was supported by the IC Design Education Center(IDEC), Korea.

Abstract	High-speed I/O systems and An ADC-based Asynchronous Eye Monitor
High-Speed Serial-Link Receiver	Async Eye Monitor System



**CLK**<sub>ref</sub>

- These days, there is a growing demand for high data rates in high-speed serial links.
- Eye monitor is often used to guarantee the quality of signal patterns for reliable link performance.
- Data Converters are essential building blocks in memory and high-speed I/O interface.
- NRZ encoding is increasingly replaced by PAM-4
- $\rightarrow$  We present an asynchronous eye monitor based on a wideband 7-bit SAR ADC for observing the signal integrity



- We use a wide-bandwidth sampling of slice ADC to sub-sample the incoming PAM-4 data steam
- We can estimate the symbol clock frequency from PRBS data, and reconstruct the eye diagram in software
- It is verified by a behavioral simulation model of PAM-4 transceiver

in high-speed serial links. (Especially PAM-4 links)

with realistic channel model

## Architecture of an ADC-based Asynchronous Eye Monitor and **Simulation Results**

## Conclusion



**Die Photo (ADC + Divider + Limiter)** 



Digital Synthesis structure is fabricated by FPGA.

Traditional	Proposed	
Acurchropous Evo	Acunchronous	

- Figure (a) is the block diagram of an eye monitor.
- The algorithm, implemented in software, has been tested for symbol rate ranging form 10Gbps to 60Gbps, showing highly linear

## correlation between digital output from coarse estimator and actual PRBS symbol rate.

- Then, we can get an optimal symbol frequency by estimating course frequency and implementing lots of iterations.
- Finally, we can reconstruct the eye diagram with the fine tune process.
- Key building blocks in the eye monitor system include a 7-bit SAR ADC and a high-speed CML divider, both of fabricated in 65nm CMOS process.

	Asynchronous Eye Monitor <sup>[1]</sup>	Asynchronous Eye Monitor
Signal Encoding	NRZ encoding	PAM-4
ADC Sampling Frequency	200MHz	800MHz
Process	65nm CMOS	65nm CMOS
Target Signal Frequency	10Gbps	56Gbps

[1] Zheng, Shijie, M. Eng. Massachusetts Institute of Technology, "A low cost asynchronous eye diagram reconstruction system for high speed links," Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science, pp. 1-98, 2013.

